Chapter 19 a Parallel Hardware Implementation
نویسندگان
چکیده
This paper presents implementations of genetic algorithms in a tree shape parallel computer architecture. Diierent levels of parallelism involved in GAs are studied. In addition, basic models for parallel GAs are considered. The tree shape parallel computer system, GAPA (Genetic Algorithm Parallel Accelerator), is described in detail, including architecture and special hardware for GA computations. Mapping studies are given for centralized and distributed GA models. Genetic algorithms are one of the most interesting novel methods for reducing the search eeort and time in optimization tasks. The basically simple concept of artiicial evolution is very exible and can be applied to a variety of problems, also for those which are hard to model mathematically. However, applications may represent very diierent problem domains and therefore the style of the GA may diier signiicantly from one application to another. In general, GAs are The complete title of this article: Implementing genetic algorithms in a tree shape computer architecture.
منابع مشابه
A Novel and Efficient Hardware Implementation of Scalar Point Multiplier
A new and highly efficient architecture for elliptic curve scalar point multiplication is presented. To achieve the maximum architectural and timing improvements we have reorganized and reordered the critical path of the Lopez-Dahab scalar point multiplication architecture such that logic structures are implemented in parallel and operations in the critical path are diverted to noncritical path...
متن کاملDesign and Implementation of a High Speed Systolic Serial Multiplier and Squarer for Long Unsigned Integer Using VHDL
A systolic serial multiplier for unsigned numbers is presented which operates without zero words inserted between successive data words, outputs the full product and has only one clock cycle latency. 
The multiplier is based on a modified serial/parallel scheme with two adjacent multiplier cells. Systolic concept is a well-known means of intensive computational task through replication of fu...
متن کاملDesign and Implementation of a High Speed Systolic Serial Multiplier and Squarer for Long Unsigned Integer Using VHDL
A systolic serial multiplier for unsigned numbers is presented which operates without zero words inserted between successive data words, outputs the full product and has only one clock cycle latency. The multiplier is based on a modified serial/parallel scheme with two adjacent multiplier cells. Systolic concept is a well-known means of intensive computational task through replication of func...
متن کاملHardwar Trojan classification and implementation and offer a new detection approach
A hardware attack that enables the attacker to alter the main circuit with malicious hardware during either design or the fabrication process is studied and analyzed. This attack, known as the hardware Trojan, has different objectives such as destroying hardware, changing circuit characteristics or extracting sensitive information. So hardware Trojan detection and hardware security are critical...
متن کاملA fast wallace-based parallel multiplier in quantum-dot cellular automata
Physical limitations of Complementary Metal-Oxide-Semiconductors (CMOS) technology at nanoscale and high cost of lithography have provided the platform for creating Quantum-dot Cellular Automata (QCA)-based hardware. The QCA is a new technology that promises smaller, cheaper and faster electronic circuits, and has been regarded as an effective solution for scalability problems in CMOS technolog...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2007